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Fig. 15. PLL jitter having 500 K, 1 M, and 2 MHz loop bandwidth (with and
without VRCC).
TABLE I
SNI–PLL PERFORMANCE SUMMARY USING
CIRCUIT MODEL AND BEHAVIORAL MODEL
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Low-Power Fully Differential CMOS Filter for Video
Frequencies
Yichuang Sun and Chris Hill
Abstract—This brief describes a new low-power fully differential
second-order continuous-time low-pass filter for use at video frequencies.
The filter uses a single active device in combination with MOSFET resis-
tors and grounded capacitors to achieve very low-power consumption and
large dynamic range. The ideal integrator is realized using an internally
compensated op-amp consisting of only current mirrors and voltage
buffers, while the lossy integrator is implemented by a single passive RC
circuit. The filter has been simulated using a CMOS process. Results show
that with a single 5-V power supply, cutoff frequency can be tuned from
3.5 to 8 MHz, dynamic range is better than 67 dB and power consumption
is less than 1.7 mW.
Index Terms—Active filters, analog circuits, CMOS circuits, low power
design, op-amp.
I. INTRODUCTION
In recent years continuous-time filters have played an increasingly
important role in low-power high-frequency signal processing applica-
tions. Analogue filters often have much lower power consumption and
require less chip area than a digital filter with the same characteris-
tics. One approach to analogue filter design which is particularly well
established is the MOSFET-C filters [1], [2]. MOSFET-C filters gen-
erally use op-amps embedded in RC circuits. This limits the high fre-
quency performance of the circuit due to the limited bandwidth of the
op-amp. Recent attempts to overcome this problem include the use of
a BiCMOS process to produce an op-amp with a very large bandwidth
[3] and use of alternative active elements such as a current conveyor [4].
So far in most continuous-time filter designs, multiple active devices
have been used. This has limited the performance of power consump-
tion and chip size and may not be suitable for application in stringent
portable equipment.
This brief presents a design which takes advantage of the frequency
response of an internally compensated op-amp to produce an integrator
in a manner similar to that used in active-R filters [5]. To achieve low
power consumption, small chip area and large dynamic range, only one
amplifier is used for the second-order filter and the lossy integrator is
realized using a simple MOSFET-C circuit. Compared with traditional
two integrator loop filter designs that use at least two op-amps, the new
realization requires only one op-amp. The filter is different from tradi-
tional single op-amp filters in that it is integrator based. It also differs
from active-R filters since it uses the capacitor for the lossy integrator.
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The op-amp consists of only voltage buffers and current mirrors, thus
simplifying the design and aiding integration.
The primary aims in the design of the filter are summarized below:
1) power consumption as low as possible;
2) design readily adaptable to integration: The design should have
few or preferably no resistors in the filter signal paths and small
capacitors, ideally grounded in order to minimize the effects of
parasitics.
3) total harmonic distortion below 1%;
4) dynamic range greater than 60 dB;
5) implementation in a CMOS process;
6) tuneable cutoff frequency.
The brief is laid out as follows; Section II discusses filter structures;
Section III examines practical aspects of the design and presents the
transistor level design; and simulation results are given in Section IV
followed by conclusions in Section V.
II. FILTER STRUCTURE
Fig. 1 shows the structure of a commonly used second-order
low-pass filter [6]. The circuit is comprised of three elements; an
integrator, a lossy integrator, and a summing junction. If the circuit has
unity feedback, the transfer characteristic of the filter can be derived as
VO2(s)
VI(s)
=
1
s212 + s1 + 1
=
!20
s2 + s!
Q
+ !2
0
(1)
giving the quality factor
Q =
2
1
1=2
(2)
and the cutoff angular frequency
!0 =
1
(12)
1=2
: (3)
The dc gain of the filter is equal to one.
From (3) it can be seen that variation of the cutoff frequency can be
achieved by altering the value of the product 12. However, in order
to maintain the Q of the filter at a constant level 2=1 must remain a
constant, i.e.
2
1
= k: (4)
This implies that the proportional adjustment must be the same for both
time constants. It is also possible to have tuneable Q with fixed !0.
This can be achieved by changing 2 and 1 with the same amount but
opposite direction.
III. IMPLEMENTATION
Inspection of Fig. 1 shows that if a simple MOSFET-C stage is used
as the lossy integrator only one active element is required to realize
the ideal integrator and summer. The realization of Fig. 1 uses an in-
ternally compensated op-amp as the ideal integrator and the lossy in-
tegrator is synthesised with a simple RC circuit, as shown in Fig. 2.
Compared with traditional two integrator loop filter designs that use
at least two op-amps, the new realization requires only one op-amp. It
should thus have reduced power consumption, reduced chip size and in-
creased dynamic range. The filter in Fig. 2 is different from traditional
single op-amp filters which use an op-amp embedded in a RC network
and are not integrator based. It also differs from active-R filters since it
uses the capacitor for the lossy integrator. The op-amp integrator has a
differential input and its output impedance is low and not too dependent
Fig. 1. Second-order filter structure.
Fig. 2. Second-order op-amp MOSFET-C filter.
on frequency. In order to support a fully differential structure and also
to minimize the distortion due to the MOSFET resistors [1] the op-amp
must have two pairs of differential inputs and a pair of balanced output.
A. 4-Input 2-Output Op-Amp
Any op-amp is essentially a three stage amplifier: a differential input
stage which is usually a transconductor; a transimpedance voltage am-
plification stage, with dominant pole compensation; and a buffer to
lower the output impedance. The requirements of this particular design
differ from a standard op-amp in two important ways: the input stage
must be able to support a wide range of input voltage without clipping
and the gain of the op-amp must be well controlled and tuneable, with
respect to frequency. The design chosen is shown in Fig. 3. The struc-
ture is based on a number of interconnected current conveyors, each
driving a resistance to control the transconductance of the input stage.
In order to aid integration the design uses only two different circuit ele-
ments: voltage buffers and current mirrors as shown in Fig. 4. Because
of the square law nature of the transistors the buffers possess good lin-
earity and a maximum output current four times the bias current, giving
good efficiency. In order to improve the output impedance of the cur-
rent mirrors the output is via cascode transistors M3 which are biased
from analogue ground.
If the output impedance of the current mirrors and the input
impedance of the buffers are both sufficiently high, then the circuit
will behave like an ideal integrator and have a transfer characteristic of
T1(s) =
gm
sC1
(5)
where gm is the transconductance of the input stage given by
gm =
2
R1 + 2RO
(6)
where RO is the output impedance of the buffers at the input. The
output impedance of the buffers is desired to be as low as possible,
as the presence of RO limits the tuning range, especially at low values
of R1. For this reason, transistors M3 and M4 are chosen to be quite
large. Simulation of this circuit shows RO to be close to 3.5 k
.
Equation (4) requires that the same degree of tuning is applied to both
time constants, i.e., R1 = R2 and the output impedance of the op-amp
should equal 2RO . This is achieved by reducing the bias current at the
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Fig. 3. Op-amp structure.
Fig. 4. Components of op-amp circuit. (a) Buffer. (b) N-channel mirror. (c) P-channel mirror.
outputs by a factor of 4, making the transfer characteristic of the lossy
RC integrator
T2(s) =
1
sC2 (R2 + 2RO) + 1
: (7)
The dc voltage at the output of the op-amp is controlled by a common
mode feedback network in order to provide the balanced output neces-
sary to drive the MOSFET resistors. The common mode feedback cir-
cuit consists of eight buffers with dimensions different from the buffers
at the input and output of the op-amp. The dc voltage at the op-amp
output is kept at 2.5 V. Dimensions for transistors used are given in
Table I.
B. Passive Components
The tuning range of the MOSFET resistors is very poor with a 5-V
power supply and also conflicts with linear range requirements. This
can be increased by adding further transistors in parallel [3]. This tech-
nique is illustrated in Fig. 5. Each MOSFET has its gate connected to ei-
ther the tuning voltage Vtune or to ground effectively removing it from
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TABLE I
TRANSISTOR DIMENSIONS AND BIAS CURRENTS
TABLE II
DETAILS OF MOSFET RESISTORS AND PREDICTED CUTOFF FREQUENCIES
TABLE III
SUMMARY OF FILTER PERFORMANCE
Fig. 5. Scheme for extending tuning range of MOSFET resistors.
the circuit. This design uses two parallel MOSFETs to give two over-
lapping tuning ranges, however additional transistors may be added to
further increase the tuning range if desired.
In order to simplify the design and satisfy the conditions imposed in
Section II the resistors used have identical values for R1 and R2. This
leads to a convenient 4:1 ratio for C1 and C2 to achieve a Butterworth
response (Q = 1=p2). Values chosen for this filter are 4 and 1 pF,
respectively. Details of the resistors used are shown in Table II, together
with predicted cutoff frequencies.
There can be other design procedures. For example, we may choose
C1 = C2 and R1 = 4R2. The output impedance of the op-amp should
then be equal to RO=2.
IV. SIMULATION RESULTS
The filter was simulated using a 2-m Level 2 CMOS process with
kon = 53:6 A/V2, kop = 21:05 A/V2, VTn = 0:855V, and VTp =
 0:8112V. The stimulated frequency response of the filter is shown in
Fig. 6 and details of cutoff frequencies are shown in Table III. It can be
observed that the upper cutoff frequencies match closely that predicted
in Table II in Section III-B, although the lower cutoff frequencies are
slightly higher than expected. It can also be seen that at lower bias
voltages the dc gain drops by up to 2.4 dB. Both these effects are due
Fig. 6. Frequency response of filter (dB), showing the maximum extent of the
tuning range.
Fig. 7. THD (%) as a function of V for a 1MHz 500-mV differential
input signal. Series 1: V = V ; V = 0 V. Series 2: V = 0 V;
V = V .
to the finite output impedance of the current mirrors limiting the open
loop gain of the op-amp. It can be noted that the Q of the circuit is
slightly higher than expected, due to excess phase in the integrator.
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Dynamic range was simulated using the definition of
DR = 20 log Vmax
(V 2ni)
1=2
(8)
where Vmax is the input level where THD = 1% and (V 2ni)1=2 is the
mean-square-root input noise integrated over the bandwidth of the cir-
cuit. Simulation results show the DR to be in excess of 67 dB over
the entire tuning range. As expected the DR increases as Vtune in-
creases, due to increased linear range and reduced resistance in series
with the input. Simulation also shows that power consumption of the
filter is less than 1.7 mW, which is very low for two pole filters. Dis-
tortion performance is shown in Fig. 7 as a function of Vtune for a
1-MHz 500-mVpk pk differential input signal. Results are shown for
both tuning ranges. A summary of simulated dynamic range, power
consumption and distortion is given in Table III.
V. CONCLUSIONS
Presented in this brief is a differential second-order filter suitable for
full integration in a standard CMOS process. The filter uses a structure
based on MOSFET resistors and a single op-amp in order to reduce the
complexity and power consumption of the circuit. The filter contains
only grounded capacitors so as to minimize parasitic effects. Even order
nonlinearities are cancelled by the use of a fully differential structure.
Power consumption for the circuit is less than 1.7 mW. The filter cutoff
frequency can be adjusted over one octave and the high impedance
tuning port eliminates the need for a low impedance tuning voltage.
A technique is described which overcomes the inherently poor tuning
range of the MOSFET resistors.
This brief has verified the proposed ideas. Further work is underway
to consider low supply voltage and high-Q filter design using sub-mi-
cron CMOS technology; quantify the chip area by practical implemen-
tation, although it is generally known that a single-amplifier biquad has
smaller chip size than an multiple-amplifier biquad, as claimed in the
brief; and evaluate other practical performances such as mismatch ef-
fects.
REFERENCES
[1] M. Banu and Y. P. Tsividis, “Fully integrated active RC filters in MOS
technology,” IEEE J. Solid State Circuits, vol. 18, pp. 644–651, Dec.
1983.
[2] Y. P. Tsividis and J. O. Voorman, Integrated Continuous-Time Filters-
Principle, Designs and Applications, Y. P. Tsividis and J. O. Voorman,
Eds. New York: IEEE Press, 1993.
[3] G. Groenewold, “Low power MOSFET-C 120 MHz Bessel allpass filter
with extended tuning range,” Proc. IEE Circuits, Devices and Systems,
vol. 147, no. 1, pp. 28–34, Feb. 2000.
[4] H. P. Schmid and G. S. Moschytz, “Active MOSFET-C single-amplifier
biquadratic filters for video frequencies,” Proc. IEE Circuits, Devices
and Systems, vol. 147, no. 1, pp. 35–41, Feb. 2000.
[5] R. Schaumann, M. A. Soderstrand, and K. R. Laker, Modern Active
Filter Design, R. Schaumann, M. A. Soderstrand, and K. R. Laker,
Eds. New York: IEEE Press, 1981.
[6] T. Deliyannis, Y. Sun, and J. K. Fidler, Continuous-Time Active Filter
Design. Boca Raton, FL: CRC, 1999.
CFOA Based Inverting Amplifier Bandwidth Enhancement
J. Bayard
Abstract—A theoretical study of the high frequency characteristic of an
inverting amplifier based on a current feedback operational amplifier is
presented. It is shown that the amplifier bandwidth and step response can
be improved using a pole–zero compensation technique. Simulation and
experimental results agree with the theory.
Index Terms—Current feedback operational amplifier.
I. INTRODUCTION
Compared with their voltage mode counterparts, current feedback
operational amplifiers (CFOAs) have a wider bandwidth and also a
higher slew rate. So, CFOA-based amplifiers have a higher frequency
response than that of voltage mode operational amplifiers and are in-
creasingly used in analog signal processing [1]–[8]. A study on CFOA-
based noninverting amplifiers has already been described [9]. So, in this
brief we will only focus on CFOA-based inverting amplifiers. We will
demonstrate that their good high frequency response can be further im-
proved by choosing an optimal value for the feedback resistor and by
using a pole zero compensation technique.
II. FEEDBACK RESISTOR OPTIMIZATION
The CFOA equivalent circuit is shown in Fig. 1 and the topology
for a CFOA-based inverting amplifier is shown in Fig. 2, where for
now we assume that C1 = C2 = 0. For an ideal CFOA (iy = 0,
iz = ix, vx = vy and v0 = vz) a nodal analysis leads to the following
closed-loop gain:
v0
vi
=  
R2
R1
: (1)
This value is a good approximation of the amplifier response for the
lowest frequencies but not for higher frequencies where the simple ap-
proach, assuming an ideal CFOA, fails. To understand the high fre-
quency response of CFOA-based amplifiers, a two-pole model can be
used to describe the open-loop transfer function
v0 =
ix
(1 + s)
RT
(1 + 1s)
: (2)
The dominant pole !1 = 1=1 is due to the current source output
impedance. The time constant 1 is equal to RTCT where RT is the
current source output resistance and CT the parasitic capacitance on
the node. The second pole  is due to the CFOA first stage current mir-
rors. Taking into account (2) the closed-loop gain becomes a two-pole
characteristic equation
v0
vi
=  
R2
R1
1
R2CT s2 +R2 CT +

R
s+ 1 + R
R
: (3)
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